---
title: "Principal Logic Design Engineer - UALink IP/Subsystem"
company: "Astera Labs"
company_url: "https://www.remjobs.works/companies/astera-labs"
url: "https://www.remjobs.works/job/astera-labs-principal-logic-design-engineer-ualink-ip-subsystem-d58f3f5c-aeba-46d8-869d-d17645462efd"
apply_url: "https://job-boards.greenhouse.io/asteralabs/jobs/4735009005"
workplace: onsite
location: "Bengaluru, Karnataka, India"
employment_type: unspecified
seniority: principal
role: software-engineering
region: india
date_posted: 2026-09-17T12:31:23.000Z
first_seen_by_remjobs: 2026-09-17T12:59:13.158Z
---

# Principal Logic Design Engineer - UALink IP/Subsystem

**Astera Labs** · Bengaluru, Karnataka, India

Apply: https://job-boards.greenhouse.io/asteralabs/jobs/4735009005

## About the role

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at [www.asteralabs.com](http://www.asteralabs.com/).

**Principal Logic Design Engineer – UALink IP/Subsystem**

**Experience**

**10–15 years**

**Job Summary**

We are looking for a **Principal Logic Design Engineer** with strong expertise in high-performance interconnect and SoC/IP design to lead RTL and microarchitecture development for **UALink-based IP/subsystems**.

**Key Responsibilities**

- Lead architecture and RTL development for UALink IP/subsystems.

- Translate protocol and system requirements into scalable hardware architecture.

- Design high-bandwidth, low-latency data paths and control logic.

- Develop robust mechanisms for flow control, ordering, buffering, arbitration, error handling, and reliability.

- Define interfaces between UALink and other SoC/interconnect components.

- Develop and review SystemVerilog RTL.

- Drive design optimization for performance, power, area, and latency.

- Work closely with verification, physical design, SoC integration, and firmware teams.

- Review design specifications and contribute to architectural decisions.

- Debug complex simulation and integration issues.

- Provide technical leadership and mentorship.

**Required Skills**

- Strong experience in RTL and microarchitecture development.

- Experience with high-speed interconnects and/or coherent fabrics.

- Strong understanding of computer architecture, networking/interconnect concepts, and data movement.

- Proficiency in SystemVerilog/Verilog.

- Strong understanding of CDC, reset architecture, performance, and hardware design methodology.

**Preferred**

- Direct UALink experience.

- Experience with PCIe, CXL, CCIX, CHI, Ethernet, or similar protocols.

- Experience in AI/accelerator or high-performance compute systems.
We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

---

Source: Astera Labs's own career page, read by RemJobs. Canonical HTML version: https://www.remjobs.works/job/astera-labs-principal-logic-design-engineer-ualink-ip-subsystem-d58f3f5c-aeba-46d8-869d-d17645462efd